Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] what is the relationshop between VIPCAT and UVM?

Status
Not open for further replies.
U

u24c02

Advanced Member level 1
Joined
May 8, 2012
Messages
404
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
4,101
Hi.

As I know, there are so many verification IPs are existed in the world.

Especially, synsopsys and cadence's verification IPs are existed. But I'm confused that what if I use these VIP or VIPCAT then do I don't need UVM?

What is the relationship between VIP and UVM?
Is this the same thing?
 

Go read a basic tutorial on UVM.

UVM is a methodology (it's not the only one) of how to structure a verification environment.
Verification IP is IP used to verify a design, like bus functional models for DDR3, IP that check the protocol for PCIe, etc.

I'm sure others who are directly involved in using UVM on a regular basis can add detail or correct me if I'm not 100% accurate.
 

UVM is a methodology used to verify a module/block/chip. it is a collection of best practices and ways to easily implement those practices.

Now say Cadence used UVM to verify a USB module. When they did so, lots of files were generated to form the verification environment and generate all the meaningful input stimuli. They can sell you all those files together, and that is known as a VIP. This would be a UVM-based VIP.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top