Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

mod 5 counter using jk flip flop

Status
Not open for further replies.

shalini v

Newbie level 3
Joined
Sep 14, 2015
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
36
can anyone suggest me vhdl code for mod 5 counter using jk flip flop
 

Looks like an undergrad exercise!
Try it yourself and then post the exact problems here.
 

Google it..you will get.do u need it in vhdl only or verilog is also ok for you ?
 

The whole point of this homework assignment is for you to learn how to convert a problem statement "mod 5 counter using JK" into an actual implementation.

1. figure out what the truth table that must be implemented. (hint mod 5 means it repeatedly cycles over 5 values)
2. create a K-Map for each output bit of the truth table sequence.
3. translate the equations to JK.
4. write the VHDL description that represents the logic found in 3.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top