Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The whole point of this homework assignment is for you to learn how to convert a problem statement "mod 5 counter using JK" into an actual implementation.
1. figure out what the truth table that must be implemented. (hint mod 5 means it repeatedly cycles over 5 values)
2. create a K-Map for each output bit of the truth table sequence.
3. translate the equations to JK.
4. write the VHDL description that represents the logic found in 3.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.