Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Fan out when output transistor is sourcing

Status
Not open for further replies.
T

timkuc

Junior Member level 2
Joined
Jul 26, 2012
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,459
I understood the concept of calculating fan out while output transistor is sinking but can't understand (the lines in last pic in red area marked by me) and calculate while sourcing .( Do we need Voh for finding fanout while sourcing?)

1.JPG 11.JPG

33.JPG 44.JPG
 

The old fashioned DTL gate input has no input current when its input is high so its fanout is not worried about.
The fanout of a gate's output is when it provides current to some inputs.

The article talks about "reverse saturation current" of the diodes which is so low that it is almost unmeasurable.
 
  • Like
Reactions: timkuc

    T

    timkuc

    Points: 2
    Helpful Answer Positive Rating
Thanks ... I should move on to other logic families. :)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top