Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

congestion fixing during placement

Status
Not open for further replies.
C

cyrax747

Full Member level 3
Joined
Nov 8, 2012
Messages
167
Helped
13
Reputation
26
Reaction score
11
Trophy points
1,298
Location
Bangalore
Activity points
2,494
How does the congestion number helps you to estimate the routing issues?
 

Hi,

Please explain in detail about your problem. Are you talking about PCB routing?
 

Hi,

During placement we place standard cells,so we report congestion values.I am talking about those values.
 

how to fix congestion

How to fix the global and local congestion ?? Can u say the methods w.r.t cadence soc encounter (i.e commands)
 

Usually the congestion comes into picture if you want to estimate the routability at the placement stage.

You will see high congestion number if the cell-density/pin-density is high, which means you dont have enough routing resources.

You will have to spread the cells to avoid the congestion, using partial blockages, density screens or cell padding.
 
Thank you kumar,

Btw what desnity screen ? some gui property ??

- - - Updated - - -

Hi Kumar,

Is 0.18% of H congestion is allowed or should i minimize it before pre route stage .CTS is completed..!
 

density screen is something that you're setting utilization to some value ( say 70% ), which means the tool wont place the cells more than 70%.

Your congestion value seems to be under control, try routing, then see if you've any opens & shorts.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top