Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Randomication in verilog

Status
Not open for further replies.
S

shrikanthke

Newbie level 5
Joined
Jul 25, 2012
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,353
HI,

i want to use random function in verilog HDL. i will have a set of numbers(6-8 in number) from which a random number has to be selected every time. suggest me the ways of implementing it.
 

Not sure I understand.

you have set of numbers and you want to select one of them at random? Repeats are allowed?
 

Question: Is this for synthesis (use in real hardware)? Or is this just for simulation?

If it's for simulation: use one of many $randomthingy constructs available in the language.

If it's for synthesis: you can use something like a LFSR: http://en.wikipedia.org/wiki/Linear_feedback_shift_register

For an easy start on the use of LFSRs, see this generator: http://outputlogic.com/?page_id=275

There's also a big table in a Xilinx app note by Peter Alfke. Let's see if I can find the link...

This one: http://www.xilinx.com/support/documentation/application_notes/xapp052.pdf

Oh yeah, if this is verilog and the randomization is purely for simulation, then you might want to use SystemVerilog for your testbench. SV has a lot more random goodness compared to the older verilog standard. So if you use lets say Modelsim, then you should be good to go.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top