Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

The compensation technology for stability in power IC

Status
Not open for further replies.
S

staric

Member level 4
Joined
Sep 26, 2003
Messages
79
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Activity points
661
I want to know how many the compensation technology for stability for power IC. For example, miller compensation and slope compensation and so on. Is there any other compensation technology for stability?
 

lead lag compensation. for 2-stage opamp with first stage cascode, there is a modified miller compensation, refer to razavi's book.
for multi-stage opamp, there r lots of compensation techniques, try to search in IEEE. i remember a professor in hongkong, called T.K. Mok had some good papers on it.
 

The stability I mean is about close loop. It used for system. And not for a op circuit.
 

slope comp is for current mode ic's only. better to start with voltage mode (simply comparing error voltage to a ramp) because it is more clear.

so there are a few kinds of compensation. if your output cap has a lot of ESR, you get a free low-frequency zero and can use type 2 compensation (1 pole, 1 zero). if you have a low-esr output cap, you need type 3 - (one pole two zeros)
 

Hi,

I think there are basically two compensation methods:
miller compensation and parallel compensation. Lead lag compensation seems like
a mix of both.

I have no idea of what is slope compensation. Could anyone talk more details about it? Thanks.

regards,
jordan76
 

In PWM application circuit, there are series R and C at Input of OPAMP, I don't know how to determine the compesation.Anyone can explain it? Thanks!
 

Dear jordan76,
YOu could have alook at the following

hope it helps
 

I think the compensation is the most difficult in analog design.
 

muldersun said:
In PWM application circuit, there are series R and C at Input of OPAMP, I don't know how to determine the compesation.Anyone can explain it?
Click to expand...
Looks like this circuit leg is used to minimise the op-amp gain at higher frequency to improove the overall closed-loop stability. But also this could be done to introduse a supplementary pole (zero) in the transfer function. It depends on a concrete circuit.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top