Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Looks like a divider core is instantiated in the design.
Based on this and your previous question you should read a book on Verilog. Maybe you have a software background a felt you could pick up Verilog by looking at examples. Verilog doesn't behave like a software program as there is concurency. If you don't learn the language from a book or the LRM you'll end up learning the language after endless painful mistakes.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
