Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Setup time basic understanding

Status
Not open for further replies.

spaz097

Newbie level 1
Joined
Sep 29, 2014
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
10
Hello All,

I am very grateful to this forum for answering a lot of my questions.

However, there is one small concept that i am not quite getting the hang of it.

The question that has been bothering me is the dependency of the transition times of clock signal and data signal on the setup time and hold time of a flip flop.

Please provide any literature or articles , that would help me further understand the implications .
 

It stems from the logic threshold levels for high and low logic values. If you have a slowly transitioning signal it takes it longer for that signal to reach a high or low threshold value and be detected as a high or low going transition.
 

Transition time of clock is related to clock skew, when any path is getting analyzed, this transition time will also a part of calculation.

For dats transition time , its clock to q delay , means how much time a signal takes from 1 to 0 or 0 to 1 , that will also be taken in account while calculating the path delay.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top