Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Maximum Voltage a CMOS can withstand

Status
Not open for further replies.

arifsobhan

Newbie level 4
Joined
Nov 9, 2012
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Malaysia
Activity points
1,328
For a 0.13 um CMOS circuit, how large ac signal swing an NMOS/PMOS can withstand for example in a T/R switch?
 

CMOS RF switches tend to use stacked devices on SOI
to get high power handling and linearity. I would not
expect more than about 1.2V nominal DC rating, maybe
1.3-ish DC max. What kind of AC "bonus" you can claim
would depend a lot on how the device behaves at the
limits - linearity matters, isolation matters, in addition
to simple reliability (which wants RF HTOL testing to
determine, and this is unlikely to be found in "digital"
process collateral - you might however deduce some
things from some RF-CMOS foundry documentation
(if they were sharing it with you - they tend to want
a relationship established) or publications from RF
conferences.

You would not likely use PMOS in the RF path of a
RF switch, unless your idea of RF is well below 1GHz
or you anticipate a DC pedestal that requires more
than a NMOS element can give you. For area, NMOS
always wins and for symmetric ground referred RF
signals, NMOS suffices.
 
Thank you for the reply. However, i am looking for this information over internet, but did not find. I know it will depend on performance parameters. But the problem is if i give a signal more than 30 dBm at a transceiver input, will such MOSs withstand such high power?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top