Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

VHDL bit_vector to real

Status
Not open for further replies.
M

Mavnus04

Newbie level 4
Joined
Apr 10, 2014
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
47
I have a bit_vector(4 downto 0) and I am trying to convert it to a real so that I may write to a file.

dataout <= real(integer(to_signed(std_logic_vector(data)),5));

The error I get is illegal operand for type conversion.

I was able to change real to std_logic_vector:
datain <= std_logic_vector(to_signed(integer(read_data1),4));

So I am not sure what I am missing here. Any help would be great.
Thanks!

- - - Updated - - -

OK. Nevermind.
I was confused on how the functions worked and what they were named.

my solution:
dataout <= real(to_integer(signed(to_stdlogicvector(data))));
 
Last edited:

I have all sorts of questions:
1. Why are you using bitvector?
2. Why are you converting it to a real? you realise you can write bitvectors to a file?
3. Thats a lot of type conversions - just why?

Did you realise that there is a package called numeric_bit? it does all the same things as numeric_std but using a base type of bit instead of std_logic - it would have saved the std_logic_vector conversion.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top