Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

MGT reference clock usage

Status
Not open for further replies.

spman

Advanced Member level 4
Joined
Aug 15, 2010
Messages
113
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,061
Hi,

How MGTREFCLK should be used? I saw schematic of an Virtex-5 board with PCI Express x4. Two MGTs of the FPGA had been used for PCI Express. But only MGTREFCLK of one of the MGTs had been routed to clock and the other had been left floating and unused!
Does MGT work without using MGTREFCLK? What is the purpose and usage of MGTREFCLK?

Thanks in advance
 

If you look at the MGT documentation for the V5 you'll see there is a way to route the clock from one MGTREFCLK to other MGTs in adjacent tiles.

Regards
 
  • Like
Reactions: spman

    spman

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top