Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Cadence encounter tool for test pattern generation

Status
Not open for further replies.
H

hiten09

Member level 2
Joined
Dec 31, 2011
Messages
51
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,630
How can i start with Cadence Encounter ATPG Tool, i have a verilog design file with me and i want to generate test patterns for this design what is the procedure to do so? Can anyone give me any link or tutorial to generate test patterns using this tool
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top