Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

CLOCK TREE SYNTHESIS and terms used in it

Status
Not open for further replies.
vimalraj205

vimalraj205

Member level 3
Joined
Oct 11, 2011
Messages
65
Helped
16
Reputation
32
Reaction score
14
Trophy points
1,288
Activity points
1,670
Hai friends

can anybody please help me in understanding these terms in CTS

when we generate the clock specification file

MaxDelay
MinDelay
MaxSkew
SinkMaxTran
BufMaxTran

what are the effects of the values specified for them in CTS
what if we change the values of each in CTS
why there are lots of buffer added with name convention CASCADE FENCE etc...

thank you.:roll:
 

hi,
first of them all of this parameter could be changed by script:
specifyClockTree -update { AutoCTSRootPin <clock_nam> MaxDelay 10ns}
and "MaxDelay", could be replaced for "SinkMaxTran", "BufMaxTran", "Obstruction", ....

max/min delay: latency constraint of the clock tree.
Sink Max Trans: is the worst transition at leaf pins.
Buf Max Trans: is the worst transition acceptable for each pins in the clock tree.
don't over constraint and be consistant will all transition values provided by the liberty for each corners..
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top