Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

setup and hold time check for different overlapping clock cases

Status
Not open for further replies.

deepen talati

Junior Member level 1
Joined
Sep 10, 2013
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
133
Hello sir. I am reading about lockup latches. Sir how exactly lockup cell removes the hold violation? And sir why we do check setup analysis in next clock and not at the same clock? If first clock for destination clock laging the source clock and during that time if data can settle then what will be happen? And why we are not using lockup latches for non overlapping clocks? Waiting for your reply sir.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top