Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Verilog Sensitivity List - posedge and level?

Status
Not open for further replies.

forkconfig

Member level 1
Joined
Jan 28, 2013
Messages
32
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,655
Can I have a sensitivity list for my always block as follows:

wire clk;
reg [100:0] myVector;
reg doStuff;

always @(posedge doStuff or myVector)

so that if any bits of myVector changes or if doStuff goes high the block executes.
 

I believe you can do that in Verilog simulators.
However, I doubt that any RTL synthesis tool would accept it without some kind of error or simulation mismatch warning, because it does not match any of the expected RTL templates for inferring sequential devices (latches or flops).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top