Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

VHDL Library for Half/Full and Carry Look Ahead adder

Status
Not open for further replies.

akeedthe

Junior Member level 1
Joined
Aug 3, 2011
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Malaysia
Activity points
1,404
Hi,

Can anyone direct me to the vhdl library for a half adder, full adder and a carry-look-ahead adder please? (CLA with 9-bits)

Or in any other case, a suggestion for designing them.

Thanks,
 

thanks. but not looking for the truth table.

i was informed that a standard library with these adders may be available (especially for CLA). im hoping someone may have some advice on that.
 

There arnt any. You have to build your own or get someone elses. VHDL does not containt libraries of specific constructs, just abstracted ideas as different tools and vendors may do things differently.
 
thanks, any suggestions on where i can start pls. particularly the 9 bit CLA
 

well, in VHDL:

a <= b + c;

works just fine.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top