Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Capture time and Lock time of PLL

Status
Not open for further replies.
H

Herang Sayo

Newbie level 4
Joined
Apr 7, 2013
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,307
HI,
I am designing a PLL, and I wanted to know if I could get any formulae for the lock time and capture time of the PLL. I tried looking in Razavi's book, but cannot access it dont know why! if anybody could write the formulae here then it will be a great help.
Thank you.
 

it probably varies for individual types of PLL chips
what is the PLL chip you want to use, I would assume that info would be in the datasheet for the said chip

Dave
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top