Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

verilog A difference between <= and <+

Status
Not open for further replies.

Aforak

Newbie level 5
Joined
May 16, 2013
Messages
8
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,325
hi dudes,

plz answer this
whats the difference between <= and <+ in verilog A

thank you
 

dude! Iam asking about verilog-A, used for analog models
 

Hi Aforak,

From my understanding we must use the <+ when we are dealing with analog signals like V(out), I(in1, in2) etc. For driving these signals we need to use <+.

But if the signal is not an analog then we can use the <=.
 
  • Like
Reactions: Aforak

    Aforak

    Points: 2
    Helpful Answer Positive Rating
Yup got it
shibin :)

Thank you
aforak
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top