jiyaa
Newbie level 6
how to implement 2d convolution in verilog, I have 3X3 kernel and 3x3 input signal and also how can I generate an input signal file in test bench to be read by readmemh command ???
thanks
thanks
Follow along with the video below to see how to install our site as a web app on your home screen.
Note: This feature may not be available in some browsers.
what is your goal? if you want to implement a 2D convolution in RTL code for ASIC or FPGA, the readmemh would not help you. that's not synthesisable.
what should provide the 72 bits? a PC another microprocessor, through a memory?
my input file is a hex file generated by matlab, now I need to input this file in verilog testbench