Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

2D Convolution in verilog

Status
Not open for further replies.

jiyaa

Newbie level 6
Joined
Apr 23, 2013
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,374
how to implement 2d convolution in verilog, I have 3X3 kernel and 3x3 input signal and also how can I generate an input signal file in test bench to be read by readmemh command ???
thanks
 

what is your goal? if you want to implement a 2D convolution in RTL code for ASIC or FPGA, the readmemh would not help you. that's not synthesisable.
 

what is your goal? if you want to implement a 2D convolution in RTL code for ASIC or FPGA, the readmemh would not help you. that's not synthesisable.

My goal is to implement a 2d convolution in RTL for FPGA but as i am new to verilog programming i dont have the idea how to enter the 72 bit of input data stream in the test bench? and how can i move my kernel origin over the other input pixel after calculating one??
 

what should provide the 72 bits? a PC another microprocessor, through a memory?
 

what should provide the 72 bits? a PC another microprocessor, through a memory?

my input file is a hex file generated by matlab, now I need to input this file in verilog testbench
 

my input file is a hex file generated by matlab, now I need to input this file in verilog testbench

Can you please help me in thid regard, I have 7x7 input matrix and 3x3 kernel matrix for 2d convolution
thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top