Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

ESD Analysis and Fixing

Status
Not open for further replies.
K

kumar_eee

Advanced Member level 3
Joined
Sep 22, 2004
Messages
814
Helped
139
Reputation
276
Reaction score
113
Trophy points
1,323
Location
Bangalore,India
Activity points
4,677
How do we perform ESD Analysis? How do you avoid them?

I'm looking more of like practical and at full-chip level.

Thanks,
 

schottky diode clamps to both supply rails are used on all pins to Vdd Vcc.

what Analysis? E-field transient? impedance coupling? pico-second corona rise time?
 

Hi Sunny,
I've no idea about different types of ESD analysis. I'm working on Full-chip Floorplan and Power-Routing currently, there is a dedicated team which runs/reviews the ESD check. You can put more light on each type briefly.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top