Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Hold, setup check for multi cycle path

Status
Not open for further replies.
S

sun_ray

Advanced Member level 3
Joined
Oct 3, 2011
Messages
772
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Activity points
6,828
At which clock edge do we check the hold and setup violations for a multi cycle path? Please provide valid reasons behind your answer.
 

if provide multicycle path 3 then we check setup time at 4th edge and we check the hold check at the 1st edge of the capture clock signal.
 

To Check Setup : The setup multiplier Can be N. The launch will happen at 0th clock cycle and setup capture will happen at Nth clock cycle.


To check zero cycle hold check :
set_multicycle_path -hold 1

The rule is: Hold cycle = (setup argument) -1 - (hold argument)

Based on this equation, you need to derive a hold multiplier value to be specified in the set_multicycle_path command.

In the above example, to do a "zero" cycle hold check, 0 = (2) -1 - (hold argument)
; Hold argument (multiplier) = 1

Therefore, the hold multiplier should be specified as 1 to move the hold check back to the original edge at 0 ns.


hope this is clear.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top