Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to simulate 1/f noise reduction of CDS in simulator

Status
Not open for further replies.
G

girih192002

Full Member level 2
Joined
Aug 4, 2007
Messages
130
Helped
19
Reputation
38
Reaction score
11
Trophy points
1,298
Location
India
Activity points
2,115
Hi,

I have designed CDS circuit. As given in literature, CDS reduce Flicker noise and sampling noise / KT/C noise. I know that, we can calculate KT/c through Transient Noise simulation in spectre. But, Please, let me know how can we simulate 1/f noise reduction through CDS
 

I understand that the SpectreRF simulator does switched-capacitor simulation which includes noise calculations, and that should do the CDS simulation you need. Do you have that?
 

crutschow said:
I understand that the SpectreRF simulator does switched-capacitor simulation which includes noise calculations, and that should do the CDS simulation you need. Do you have that?
Click to expand...

Hi Crutschow,

I do not have Spectre RF. i am using Spectre with IC 6. It has option to do Transient Noise Analysis. But, It can only do Sampling noise. Is not it ? Correct me If I sound incorrect. I would like to see how CDS will reduce 1/f noise . I have seen some of IEEE paper, there They have done Frequency domain analysis of it.

If some body know about it. then, let me know.
 

If it has transient/sampling noise analysis then I would think you could do that with your CDS circuit and a 1/f noise source to determine the reduction in noise.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top