Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

PSPICE variable capacitor

Status
Not open for further replies.
C

carlmarx

Newbie level 3
Joined
Dec 1, 2009
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,297
I have been trying to make a variable capacitor based off of a lookup table in PSPICE. I found a paper by cadence, A Nonlinear Capacitor Model for Use in PSpice, which gives a method of creating a variable capacitor but I am unsure how to actually write the .lib file to implement this design.

Any assistance would be appreciated.
 

This is the closest way I have found but it still gives me errors

.SUBCKT TableCap 1 2
Etab 1 2 TABLE(V(1, 2), 0V, 1e-6, 20V, 1.24e-6, 40V, 1.56e-6, 60V, 1.96e-6)*DDT(V(1, 2))
.ENDS

I believe it is upset because I'm trying to change the same node I am reading
 

Did you try to use different node pairs for control & output? If really necessary, you can still recombine them via an Evcvs.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top