Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

found drc errors in cadence

Status
Not open for further replies.
P

pavanucs

Newbie level 4
Joined
Apr 15, 2012
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
hyderabad,india
Activity points
1,318
hi all,
I am a newbie to cadence..
when i was designing layout for xor gate...i found the follwing drc errors
1.Nwell-stamp error float
2.p+SD to nwell distance<=10um

kindly help me out of these errors
thank you
 

pavanucs said:
1.Nwell-stamp error float
Click to expand...
N+tap (in Nwell) to VDD (metal) connection is missing.

pavanucs said:
2.p+SD to nwell distance<=10um
Click to expand...
Self-explaining: The p+ source & drain regions of the PMOSFETs need a distance ≧ 10µm to the nwell border
(due to doping inhomogeneity near the border).
 

erikl said:
N+tap (in Nwell) to VDD (metal) connection is missing.


Self-explaining: The p+ source & drain regions of the PMOSFETs need a distance ≧ 10µm to the nwell border
(due to doping inhomogeneity near the border).
Click to expand...

thanks a lot..erikl
it was very much helpful
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top