Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Write Timing constraint and Speed Optimization in synthesis option

Status
Not open for further replies.

syedshan

Advanced Member level 1
Joined
Feb 27, 2012
Messages
463
Helped
27
Reputation
54
Reaction score
26
Trophy points
1,308
Location
Jeonju, South Korea
Activity points
5,134
Hello all


I have a query regarding XIlinx XST synthesis option, that why do we need to check or uncheck the "write timing constraint" check box during synthesis setting.

I know it will write timing constraint in NGC file. But since we are giving timing constraints to the design using UCF file. So why need this.So either the UCF file will then be used in PAR or this. I am little confused in it.

If they are in collaboration what will be the hierarchy then.

Also will optimizing the speed increase my design size as I found no effect in the summary after changing the options.

Regards,

Shan
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top