Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

infromation about settling time and sampling frequency

Status
Not open for further replies.

A.jafari

Member level 1
Joined
Apr 9, 2011
Messages
34
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Iran
Activity points
1,491
Hi.
I read a document about algorithmic adc and at the end of that paper the auther says that "to achive 10MS/s we must design an opamp with 250MHz bandwith to achive desired settling time"
So I want to know that what's relation between settling time and sampling frequency?
Thank you so much.
Have a good time.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top