Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

problem in continuous time comparator for 12-bit SAR ADC

Status
Not open for further replies.

nannapaneni

Junior Member level 3
Joined
Feb 25, 2011
Messages
30
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,480
ASR ADC Segmantation

msb 6bit with CAP binary weighted, lsb 6bits thermometric resistor ladder

data rate 2Mbps, 28Mhz clock.

continuous-time comparator(signle stage opamp) with two cascade satges used autozeroing technique for offset cancellation(with i/p cap of 100f/500f)

when i run enob simulation only with real comparator and everything ideal with 100f cap(offset cancelation in AZ technique)gives
enob=11.8 and with 500f enob=10.8.

why enob is decreasing with cap. increase

100f cap is not too small for noise requirement, so i want to use higher cap which is degrading my enob.

** As comparator is only real there is no harmonic distortion only quantization noise. Am I right.?

Thanks in advance
-Nannu
 

enob generally directly related with offset errors, gain errors. verify if your auto zeroing stage works fine with 100fF/500fF cap.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top