Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

regarding metastability:

Status
Not open for further replies.
V

vivek kumar gupta

Newbie level 5
Joined
Jan 27, 2012
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,328
which of the following is true regarding metastability:

1.depends on setup violation
2.depends on hold violation
3.can be seen as increase in clock to q delay
4. none of these.


please tell me the ans
 

Re: egarding metastability:

Whenever there are setup and hold time violations in any flip-flop, it enters a state where its output is unpredictable: this state is known as metastable state (quasi stable state); at the end of metastable state, the flip-flop settles down to either '1' or '0'. This whole process is known as metastability. Whenever the input signal D does not meet the setup time and hold time of the given D flip-flop, metastability occurs.


When a flip-flop is in metastable state, its output oscillate between '0' and '1' . How long it takes to settle down, depends on the technology of the flip-flop.
 
Re: egarding metastability:

In my opinion 1, 2 and 3 are all correct. Others can correct me if i am wrong
 

    V

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top