Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Why 28 nm CMOS is slow at cold / 0c ???

Status
Not open for further replies.
D

deep.astrix

Newbie level 1
Joined
Feb 9, 2011
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
San Jose, CA-USA
Activity points
1,287
Hi Guys,

Can anyone explain why temperature inversion happens in 28 nm cmos ?? I mean 28 nm CMOS is slower at low temp and fast at high temp ....why???


Thanks for your help !

Regards,
Deep Singh
 

Hi!
As I know for 180nm cmos technology when vdd is lower than temperature compensation point (Vcomp) we observe the case you've described.
Two factors should be considered: the opposite effect of temperature changing on electron mobility (u) and thresold voltage (Vth).
See the level1 nmos model **broken link removed** and the attached picture.
Maybe the same reson for 28nm...
 

Attachments

  • Снимок-1.png
    Снимок-1.png
    26.7 KB · Views: 90
Last edited:

In 28nm we have a phenomenon called temperature inversion which is the cause for this issue. You can get detailed articles on the same from google.(not able to recall the exact formula :D)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top