Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to design small reference Hi-speed Comparator

Status
Not open for further replies.
A

andy2000a

Advanced Member level 2
Joined
Jul 18, 2001
Messages
597
Helped
14
Reputation
28
Reaction score
8
Trophy points
1,298
Activity points
5,298
In some power IC design need detect power mos Vds volt
and this volta is very small 20~30mv (Rds * current)
and who to design small volt comp ? becuase < 30mv
maybe OPA have large offset ..

and if I use series Comp hi-resolution but will low speed ..
 

use pnp input stage to detect voltages close to ground, use pnp level shift + pnp input stages to detect voltage < GND.

Also, pnp will inherently have low offset. Keep gain low (20-50) in first stage, then offset of second stage does not matter - probably even cmos diff amp is ok.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top