Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

D flip-flop and S/H circuit

Status
Not open for further replies.
E

epp

Full Member level 5
Joined
Mar 4, 2004
Messages
243
Helped
12
Reputation
24
Reaction score
4
Trophy points
1,298
Activity points
1,847
sample and hold flip flop

I need time diagram for an D flip flop and its table of states (control).
Does people use it as S/H circuit (sample and hold) in power electronics control? I mean is it the same in schematics?
 

s/h circuit

Well, u can check this page, it has a nice explanation and the difference between a latch and a flip flop:

**broken link removed**

Also, to use it as sample and hold, i kind of doubt it, remember flip flops are difital circuitery, has two levels at least this kind, high or low, it wouldn't be good for a sample and hold where u need the exact magnitude at a specific time.

You can check out the datasheet of the 74ls74 D type flip flop
 

d flip flop circuit

How to model it in Simulink or Pspice?
 

h circuit

In simulink there are S/H blocks, if that is what u are trying to simulate
 

sample hold flip flop

'Zero Order Hold Block in simulink is a simple version of S/H.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top