Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Determination of ADC Linearity

Status
Not open for further replies.
S

soumen21

Member level 5
Joined
May 7, 2011
Messages
81
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Activity points
1,801
I have an ADC (LT1859) of 16 bit. Dynamic Input range is 0-10V. Datasheet species that a DNL of 4 LSB.
In my application I have masked last 4 bits. So can I say that DNL for my application is 0 LSB ? .
 

DNL will be never zero, because it describes the difference between the nominal and actual threshold levels. But it's clearly < 1.

Reducing the resolution from 16 to 12 bits divides the maximum DNL and INL numbers by 16 rather than 4, by the way. So you'll get a DNL of 0.25.
 
Thanks a lot for the info. Its really useful.
Do you have any application notes/white papers regarding this which can be read further ? or do you have any calculation for that ?
The same ADC is used for another application of mine with all 16 bits (no masking). Their I think we can consider a DNL of 4 LSB as given in datasheet ?
I have used TL034 before as a buffer before applying the input to ADC.
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top