Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Is there any dependency of setup time on slow or fast flops

Status
Not open for further replies.
J

jeevan.akula

Newbie level 6
Joined
Apr 14, 2011
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,356
Hi

Please clear my doubt .... Is there any dependency of setup time on slow or fast flops ?
 

Hi Birdy

Can we do hold analysis before CTS .....? Please help me.

Thnks
Jeevan
 

Jeevan , can you discuss why exactly you need hold anaylsis before CTS...Hold fixing is not in true sense an optimization process, its a degradation or relaxation step...

since we have realistic clock skew, latency, and delay values POST CTS, thats why we do hold fixing after analyzing the final need and hold violations.
PRE CTS we will surely see hold violations, hence no need to fix it before hand.
 

geek09 said:
Jeevan , can you discuss why exactly you need hold anaylsis before CTS...Hold fixing is not in true sense an optimization process, its a degradation or relaxation step...

since we have realistic clock skew, latency, and delay values POST CTS, thats why we do hold fixing after analyzing the final need and hold violations.
PRE CTS we will surely see hold violations, hence no need to fix it before hand.
Click to expand...


Thanks for u r reply
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top