Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

standard cell routing

Status
Not open for further replies.
D

design_oriented

Advanced Member level 4
Joined
Jan 21, 2010
Messages
103
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
1,991
Why is global routing for standard cells sometimes preferred in Metal 2 layer? Although higher metals have lesser resistance, could adding vias to go to upper layers increase parasitics?
 

Do you mean that global routing is sroute i.e., follow pin routing (VDD and VSS stripes)?
If that is true, then it depends on what type of process they are using: VHV or HVH proces.
 

May be attempting to conserve higher metals to reduce congestion...May be..
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top