Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to set the W/L ratio for wide swing current mirror using pmos

Status
Not open for further replies.
M

muhaw845

Newbie level 4
Joined
Mar 14, 2011
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,327
i have implemanted the wide swing current mirror using pmos as shown in the fig attached .. the problem i a m facing is to set the W/L of the transistors ..
if some one know how to set then let me know!

 

Depends on your accuracy requirement. Here's my suggestion:

I'd start with L ≈ 5Lmin , e.g. L=1µm for a 180nm process.

Then - if you have no area restriction - use X = n²(n+1)² = (n(n+1))² , e.g. X=36 for n=2. Then you get
Code: 
M1, M2: W/L =  9/1
M3, M4: W/L = 36/1
M5:     W/L =  4/1
If you have to save real estate, use X = (n+1)²
 
thanks for your kind suggestion erikl;868403
i have implemented this current mirror in 65nm technology . can i use the same procedure for the sizing of current mirror in 65nm
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top