Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

inl dnl simulation of time interlkeaved saradc

Status
Not open for further replies.
S

shibinpv

Newbie level 4
Joined
Sep 24, 2009
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
India
Activity points
1,320
Hai,
i am designing a time interleaved saradc which is a combination of 16 saradc operating in interleaving fashion. Can any one suggest a method to simulate inl and dnl of this time interleaved saradc..

Thanx in advance :)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top