Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

transistor noise in TRAN simulation

Status
Not open for further replies.
B

borodenkov

Full Member level 2
Joined
Mar 2, 2004
Messages
127
Helped
15
Reputation
30
Reaction score
4
Trophy points
1,298
Activity points
1,264
I am using SpectreRF & BSIM3v3 model for transistors.

Is the noise of the transistors included while transient simulations in SPICE?? If yes, than which kind (thermal, flicker etc)?
 

It is most probably not. The noise introduced by the finite arithmetic and the random errors in calculating the time domain values are more than the noise of the transistors.
 

yes, I've check it and it seems that you are right...

another question than - how do people estimate the effect of sampling switches noise in sigma-delta modulators (see a new branch)?
 

borodenkov said:
yes, I've check it and it seems that you are right...

another question than - how do people estimate the effect of sampling switches noise in sigma-delta modulators (see a new branch)?
Click to expand...

They probably set the simulation error parameters with the .OPTIONS statement to much tighter values and set the maximum time step to a much smaller value and then accept the much longer simulation time.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top