Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

matlab code for software radio reciever

Status
Not open for further replies.

BGA

Advanced Member level 4
Joined
Apr 25, 2001
Messages
111
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
751
wentao_m.pdf

Who have experience in implementing a digital receiver (DDC) in FPGA?
I'm searching books/documents/ etc. etc. about it?
Can anyone help me?
Thanks in advance.
 

pakistani digital resiever rates

check this doc.
USMAN HAI
 

Re: DIGITAL RECEIVER

Do you have documentation on Al*era DDC Reference Design?
 

DIGITAL RECEIVER

a digital receiver includes many parts, such as downconvert, decimation filter, match filter, AGC, timing recovery device, carrier recovery device, FEC decoder, equalizer, etc.
DDC may be the simplest part. in general, it is only
two or four multipliers(complex multipliers).
 

Re: DIGITAL RECEIVER

For digital receiver I mean downconverter and decimation filter... any help/documentation?
 

Re: DIGITAL RECEIVER

h**p://www.engr.usask.ca/dept/ele/thesis/wentao_m.pdf
h**p://scholar.lib.vt.edu/theses/available/etd-101299-012534/unrestricted/thesis1.pdf
h**p://scholar.lib.vt.edu/theses/available/etd-08312000-15590002/unrestricted/jcd4_thesis.pdf
 

Re: DIGITAL RECEIVER

You shud make a plan.Take individual blocks and then merge them into one unit.
1-NCO
2-Mixer
3-low pass filter
4-downsampling
5-decimation filters.

USMAN HAI
PAKISTAN
 

Re: DIGITAL RECEIVER

Hi

A good IP Core for DDCs are available from xilinix in ISE.

Regards
 

Re: DIGITAL RECEIVER

Hi

Can anyone say how many DDC can be implemented in single FPGA such as Virtex-II?

Regards
 

Re: DIGITAL RECEIVER

Circuit_seller said:
Hi

Can anyone say how many DDC can be implemented in single FPGA such as Virtex-II?

Regards

it depends on what the DDC is used for. for example, the DDC in WCDMA with multi-channel is larger than in many other applications.
 

Re: DIGITAL RECEIVER

Hi

I need an DDC with fixed decimation ratio of about 30 and 32-bit NCO accuracy.

Regards
 

Re: DIGITAL RECEIVER

i think you can try it in ISE. the DDC you described is not large.
 

Re: DIGITAL RECEIVER

Hi again,

My input sampling rate also is less than 10MHz, can i utilize a high speed FPGA to implement more DDCs on a single FPGA?

Regards
 

DIGITAL RECEIVER

in my work i needed to deal with a signal with code rate of 125Mbps , can this work on digital receiver?
 

Re: DIGITAL RECEIVER

Hi guys,

For architectural idea's it might be usefull to look at the datasheets of currently available Digital Down Converter IC's form Analog Devices. They give in most cases a lot of nice design details which might help you te set up your own design.
Have a look at the AD6620 at the analog website.

Regards
 

Re: DIGITAL RECEIVER

64 channel DDCs can implemented in a single FPGA such as VirtexII Pro30
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top