Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Purpose of Reset Synchronizer

Status
Not open for further replies.
M

muni123

Member level 3
Joined
Apr 28, 2007
Messages
64
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,288
Location
India
Activity points
1,625
we use a reset synchronizer in an asynchronous reset design such that it doesnt issue reset in recovery or removal time.
Cant we use a synchronous reset in a design instead of going for a reset synchroniser in asynchronous reset design?
What would be the real purpose of reset synchronizer?
 

muni123 said:
we use a reset synchronizer in an asynchronous reset design such that it doesnt issue reset in recovery or removal time.
Cant we use a synchronous reset in a design instead of going for a reset synchroniser in asynchronous reset design?
What would be the real purpose of reset synchronizer?
Click to expand...

Hi,
You can use but it is not good to practice.
Suppose you use a syncronous reset in your design and your design gets reset due to some reason then the system will get reset on the next edge of clock[+ve or -ve] which nobody wants . So, the proper reset feature must be as soon as the reset is applied , your system must reset.
Thats why we generally use async reset .

Hope you are clear with this.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top