Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

a proplem with artisan dual sram compiler

Status
Not open for further replies.
M

Mamdouh

Member level 1
Joined
Feb 20, 2010
Messages
34
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Location
Egypt
Activity points
1,490
hi when i link the artisan dual sram to my design using synopsys design compiler and report_timing i found that the path to the output port QB inherit a delay of 999ns which certainly violates the setup time the question is why this massive delay!!!!!!!!!!!!!! :cry:

note : i use Artisan dual SRAM compiler tsmc90nm

plzzzzzzzz i need a quick reply coz i need to deliver the design with zero violations by the next Friday
 

i got the same problem, anyone who can help me?
 

well if you look at the *.lib you see the timing parameters are 999. you can try to use set fault path or something in the design compiler
 

ee171 said:
well if you look at the *.lib you see the timing parameters are 999. you can try to use set fault path or something in the design compiler
Click to expand...

Yes, The first stage you need to do is go and see the memory *.lib. While I'm not suggested to set flase path on memory Q output, becase usually this is a real timing path need constrained.

For the 999ns delay, you memory must have a input port named like "EMA", "EMAA" or "EMAB". You have to go to the memory DOC to see the usage of these inputs, then you will get the idea.

To fix this problem, you can use "set_case_analysis" and set the DC enviroment "case_analysis_with_logic_constants" to true. //here maybe some typing error

Thanks.
 
  • Like
Reactions: ee171

    E

    ee171

    Points: 2
    Helpful Answer Positive Rating
Hi yx.yang,

Many thanks for helping. Could you please explain on the settings for DC? Only need to check on those two options you mentioned? I think I missed use those EM[AB] ports; tied them all to 3'b000. I have been stuck on this part for the last few days as well :)
 

ee171 said:
Hi yx.yang,

Many thanks for helping. Could you please explain on the settings for DC? Only need to check on those two options you mentioned? I think I missed use those EM[AB] ports; tied them all to 3'b000. I have been stuck on this part for the last few days as well :)
Click to expand...

Hi, ee171:
I think you must have located where the problem is. How to fix the problem is your job.
Thanks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top