Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what to check before starting the Physical design flow

Status
Not open for further replies.
jitendravlsi

jitendravlsi

Full Member level 2
Joined
Jul 21, 2008
Messages
132
Helped
8
Reputation
16
Reaction score
5
Trophy points
1,298
Activity points
2,136
Please tell me what to check before starting the floorplan in soc encounter and how to check them?
 

Import the gate level verilog netlist , SDC and check the timing by running "check_timing" command.

Which will give you the rough timing, missing timing constraints if any in the SDC etc...
 

    jitendravlsi

    jitendravlsi

    Points: 2
    Helpful Answer Positive Rating
by using the "checkDesign" command in soc encounter we can check check for the following data:

 Physical library
 Timing library
 Netlist
 I/Os
 Tie-high and tie-low pins
 Power and ground pins

but i dont know how to check timing parameters or we can say sdc..

Dear arjun are you sure about this command in soc encounter?
 

Hi Jitendra,

I have uploaded timing closure in soc encounter document. Go through "Data preparation section I guess which will answer your questions".

Let me know if you still have any doubts.

Regards
 

    jitendravlsi

    jitendravlsi

    Points: 2
    Helpful Answer Positive Rating
thanks arjun.....

really helpful doc
 

    V

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top