Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Low Frequency Issues with CST MWS

Status
Not open for further replies.

kowal_edward

Newbie level 2
Joined
Nov 4, 2009
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Palo Alto, CA
Activity points
1,286
All,

I am simulating a simple microstrip trace in CST. I am using discrete ports and PML (open + add space) boundary conditions. I notice that S12 does not quite reach 0dB at DC, even with PEC models for the conductors and no dielectric loss.

Is there something I should be doing to get S21 -> 0dB?

Thanks
Ed
 

All,

I am simulating a simple microstrip trace in CST. I am using discrete ports and PML (open + add space) boundary conditions. I notice that S12 does not quite reach 0dB at DC, even with PEC models for the conductors and no dielectric loss.

Is there something I should be doing to get S21 -> 0dB?

Thanks
Ed

Do you have Line Impedance Adaptation turned on? Do you have Inhomogenous Port Correction turned on? Both are in the solver settings... forgot the exact names...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top