Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Processor verification questions

Status
Not open for further replies.
G

gold_kiss

Full Member level 4
Joined
Sep 11, 2002
Messages
211
Helped
7
Reputation
14
Reaction score
4
Trophy points
1,298
Activity points
1,789
1) Can any one help me in knowing as to how can we verify a processor.

Please explain me in detail ..I am trying to built an verilog environment.

I have heard that we can use lots of verilog PLIs and scripts for better and faster results.

Gold_kiss
 

hi,
I think the most important is verification plan. and how to estimate functional coverage.
and as to tools, I think verilog is not very efficeint, I think maybe you can try systemverilog/systemc/vera/sugar/cycleC., etc.
they both are efficeint in simulation and have more power than hdl.
 

Basically, to verify a processor, u'd better build a functional model in C/C++. When simulating the RTL model with directed-random instructions, you may feed the same instructions to the C model and compare the execution result in Regfile/Mem in every several clock cycles.
 

1.build a C++/systemC verification enviroment.
2.generate some testbenchs for verifing your each block function.
3.do code coverage
4.generate systemic testbench to verifing your processor architecture.
5.do a direted random instructions series to test your design.
6.do a formal verificatiom
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top