Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Challenges in Multi-Core Architecture Verification...?

Status
Not open for further replies.
P

paulki

Full Member level 2
Joined
Mar 25, 2006
Messages
123
Helped
25
Reputation
50
Reaction score
15
Trophy points
1,298
Location
Bangalore
Activity points
2,108
multi-core verification

Hi experts,
Please point out what are the most significant challenges would be taken care in case of Mult-Core CPU verification???

Here are my questions
1. In most of the SoC's more than 1 CPU cores would be there (eg: a Wireless Chip having 4 ARM + 1 DSP + N-number of IPS ), Can we consider this as the Multi-Core Architecturer ?
2. How the above is different than the actual Multi-Core CPU operation in speed and performance ? Basically the Buses would be shared among the different cores with SoC interconnect protocols like OCP, AMBA or AHB ?

-Paul
 

In my view multi core architecture is one where the CPU itself has multiple cores (e.g ARM cortex A9 has say 4 cores).

The SoC which has multiple CPUs is called as multi processor SoC .
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top