Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Can anybody will tell what is called TDL generation from SoC perspective, I am very new to this field. Also please send some related docs for reference.:?:
Can anybody will tell what is called TDL generation from SoC perspective, I am very new to this field. Also please send some related docs for reference.:?:
TDL(test Description language) is propreriatry pattern format of TI. Usually TI Test engineer accepts the production pattern in TDL format. it can be any kind of pattern like ATPG, fucntional, so on.
if you are not working in TI, you cant simualte the patterns.
I would like to know what are all the tools there to generate the TDL generation, and what are all the input files that I need to provide for TDL generation.
I would like to know what are all the tools there to generate the TDL generation, and what are all the input files that I need to provide for TDL generation.
Hi Mohana,
All the ATPG tools can generate the TI TDL pattern. Apart from that you may not find any commercial tools which can generate TDL patterns. But TI has their own internal tool to generate the TDL patterns. It takes a text file which should have info for genaration of patterns for example Memory bist patterns, needs type of memories, algorithm ...so on
TDL generation is generate the Test vectors or Test Patterns to validate the test logic. There are different formats to generate the patterns i.e TDL format(Texas Instrruments), WGl format(general). Tetramax and Fastscan can generate the TDL format patterns.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
