Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Need help on LDO layout

Status
Not open for further replies.
S

SP24

Junior Member level 3
Joined
Oct 5, 2007
Messages
30
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Activity points
1,476
I have the following queries as i am doing an LDO Layout.

1.Do i need to shield th inputs of error amplifier?

2.what constraints to be followed to reduce the IR drop of the Output.

3.Is there any other major care to be taken while doing an LDO layout?

4.what will be the critical issue in LDO layout?

Please share the snapshot of an LDO layout for my reference it will be of great help.
 

1. No

2. Reduce metal resistance, VIA, Contact, diffusion resistance.

3. One of a challenge is EMI. Many LDO will be influenced if a mobile is dialing nearby.

4. Matching, good load regulation
 

    S

    SP24

    Points: 2
    Helpful Answer Positive Rating
Please elaborate load regulation.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top