Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What's the effect of M2&M3 in this bias circuit

Status
Not open for further replies.
S

stoned

Member level 3
Joined
Feb 23, 2006
Messages
55
Helped
7
Reputation
14
Reaction score
2
Trophy points
1,288
Activity points
1,606
Hi all,
Pmos M2 is on and work at the deep triode region, so the gate voltage of M3 is equal to VDD, M3 is OFF.
how to analysis?
 

Can not see the figure you post.
 

ricklin said:
Can not see the figure you post.
Click to expand...

sorry, maybe the Img has some problem


I reload the pic by attchment
 

maybe this is a startup circuit
 

kennyg said:
maybe this is a startup circuit
Click to expand...

I don't think so, if node A is high , MOS M2 cannot turn on M3
 

I used the similar structure for start-up circuit, but need another N-channel MOS pull down the gate voltage of M3 at the beginning of start-up.
 

there should be another nmos to pull gate of m3 down 1st.
 

I think it is a wrong circuit
It will not work ,it need a start up circuit ,but it is not like that .
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top