Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

About EMI solution at chip layout stage and board/system

Status
Not open for further replies.
R

risccpu

Junior Member level 2
Joined
Oct 21, 2005
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,421
Hi,

Could you please tell me how to reduce noise and/or EMI in the chip layout stage? And how to reduce noise from SOC device to board/system? What are the related EDA tools?

Thanks a lot.

Best Regards,
risccpu
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top