Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Comparator, SHA, and DAC for SAR A/D

Status
Not open for further replies.

magistrateee

Newbie level 1
Joined
Apr 11, 2008
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,293
I am making a SAR ADC and wondering if you guys can help me. I already have my SAR built and just need assistance with the others.

For the analog comparator I know I can use a comparator chip instead but I am trying to do it using CMOS, transistors (BJTs) or any other transistor based alternatives. The only idea I have with BJTs is using a differential amp then having it output to a switch shown below. The only problem I think is the voltage swing. I think using CMOS would be easier than using BJTs.

18_1210464468.jpg


For the sample and hold can I just use an NMOS as a switch and a capacitor as shown below? What ideal size capacitor range would be best for use for this? It will be switching with a clock at a maximum of f=200Khz but I can always cut it down if necessary to get this to work.

63_1210464350.jpg


For the DAC just like the comparator I do not plan to use a DAC chip. I am planning to use the R2R setup such as on this page: **broken link removed**. Would this exact setup be good enough? I know I can do a charged redistribution design but that would I figured the R2R is much easier.

If you guys have any schematics I can take a look at or how I can make this I would really appreciate it. Pictures would really be appreciated.

Mag :)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top