Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

SRAM memory cell design

Status
Not open for further replies.
vj007

vj007

Member level 1
Joined
Mar 6, 2007
Messages
32
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,457
hello

my project is to design and implementation of SRAM memory cell. can any one tell me which cadence tool will be required for layout entry. lvs and DRC. and clock speed and power estimation.
 

Yeah madhavisai mam is correct..U can use virtuso layout editor which is excellent tool...
 

Ya ! Cadence VXL tool is best for sram cell
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top